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ABSTRACT This paper proposes an interleaved high step-up DC-DC converter with the coupled inductor (CI) and built-in transformer (BIT) for renewable energy applications. Two double-winding (2W) CIs
and one triple-winding (3W) BIT are integrated with the switched-capacitor (SC) voltage multiplier cells
(VMCs) to achieve high-voltage gains without extreme duty cycles. The CIs and BIT turns-ratios provide
two other degrees of freedom—in addition to the duty cycle—to adjust the voltage gain that leads to increased
design flexibility. The diodes turn off naturally under the zero-current switching (ZCS) conditions because
their current falling rates are controlled by the leakage inductances of the CIs and BIT; therefore, the diodes’
reverse-recovery problems are alleviated. Moreover, employing passive diode-capacitor clamp circuits, the
voltage stresses of the switches are limited to a low value far less than the output voltage. Additionally, the
leakage inductances energies are recycled and transferred to the output to further extend the voltage gain.
Furthermore, due to the interleaved structure, the input current ripple and current stresses of the components
are reduced. The proposed converter is analyzed in detail and then compared with similar converters that
employed CIs and/or BIT along with passive/active clamp circuits for the MOSFETs. Finally, to verify the
feasibility of the proposed converter, the experimental results of a 200 W prototype with output voltage of
400 V and voltage gain of 25 are presented.
INDEX TERMS DC-DC converter, high step-up, high-voltage gain, coupled inductor, built-in transformer,
switched-capacitor (SC), voltage multiplier cell (VMS), photovoltaic, fuel cell, renewable energy.
I. INTRODUCTION

Renewable energy sources, such as photovoltaic (PV) and
fuel cells have received much attention in recent years [1], [2].
A hybrid renewable energy-based system is shown in Fig. 1,
where the PV and fuel cells are used as renewable energy
sources; the voltage of these renewable energy sources is less
than 50 V, which is relatively low compared to that of the
DC link’s voltage (e.g., 300-400 V) [3]. Thus, a high stepup DC-DC converter is required as an interface between the
renewable energy sources and DC link, as depicted in Fig. 1.

The associate editor coordinating the review of this manuscript and
approving it for publication was Kan Liu
34

.

FIGURE 1. A hybrid renewable energy-based system with PV and fuel
cells.

The traditional boost DC-DC converter can provide a
high-voltage gain under extremely large duty cycles; however, it suffers from high voltage and current stresses in
the semiconductor devices, reverse-recovery problem in the
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output, diode, large ripple on the input current and the output
voltage and high power losses [4], [5]. To eliminate these
effects, voltage-boosting (VB) techniques were presented to
extend the voltage gain of the conventional boost converter
without an extremely high duty cycle. The VB techniques
are based on switch-capacitor (SC) voltage multiplier cells
(VMCs) [6], switched-inductor (SL) VMCs [7], coupledinductor (CI) [8], built-in transformer (BIT) [9], cascaded
structure [10], quadratic converter [11], and Z-source/quasi
Z-source converters [12]. Any potential combination of the
mentioned VB techniques were considered to achieve a high
step-up converter, such as those in [13]–[16]. Along with
VB techniques, the interleaved structure is beneficial because
a low input current ripple is obtained that reduces the size
of the input filter, increases the lifetime of the renewable
energy sources, reduces the current stresses on the components, and improves the efficiency [17], [18]. In [19]–[21],
interleaved converters integrated with SC VMCs were introduced, and they suffered from high current transitions on
the capacitors and required a large number of diodes and
capacitors to achieve high-voltage gains. To eliminate the
extreme instantaneous currents of the capacitors in the SC
CMCs, the boost inductors can be replaced by CIs, or a
BIT can be inserted into the converter topology—the energy
stored in the leakage inductances of the CIs and BIT can be
absorbed and recycled by either passive or active clamped
techniques [22], [23]. In addition, the existence of the leakage inductances meant the current falling rates of diodes
were controlled, and zero-current switching (ZCS) conditions
are achieved in the turn-off instants of the diodes, thereby
improving the converter efficiency. In [24], an interleaved
converter was presented that integrated an asymmetric SC
VMC with double-winding (2W) CIs and employed passive
clamp circuits to recycle the energy of the leakage inductances and limit the voltage stresses on the main switches.
Another 2W CI-based interleaved converter was introduced
in [25] in which, like the topology in [24], the secondary
windings of the CIs were integrated into SC VMCs to extend
the voltage gain. Other 2W CI-based interleaved converters were proposed in [26]–[29]. The interleaved converters
in [30]–[33] used two triple-winding (3W) CIs to further
extend the voltage gains. The interleaved converters in [34]
and [35] utilized the 2W and 3W BIT, respectively. In interleaved converters without CI and BIT, the voltage gain is only
adjusted with the duty cycle of the main switches. By contrast, for the converters with either CI or BIT, there were
two degrees of freedom—duty cycle and turns-ratio—that
made the voltage gain adjustment flexible. The interleaved
converters in [36], [37] took advantage of both the CI and BIT
to further enhance the voltage gain; these converters utilized
two 2W CIs and one 3W BIT, where the secondary windings
of CIs, along with the secondary and tertiary windings of
BIT, were combined with the SC VMCs to achieve a high
voltage gain. Having three degrees of freedom for converters
with both CI and BIT (duty cycle of the main switches, turnsratio of the CIs, and turns-ratio of the BIT) resulted in a
VOLUME 10, 2022

flexible deign that was appropriate for the high-voltage gain
applications. Therefore, the usage of the CI together with BIT
integrated with SC VMCs is the most effective technique used
to further increase the voltage gain.
Considering the previously discussed information, in this
paper, an interleaved high step-up DC-DC converter with two
2W CIs and one 3W BIT is proposed to achieve high-voltage
gains without extremely high cycle cycles. Passive clamped
circuits are used to absorb and recycle the leakage inductances energies and limit switches voltage stresses to a value
far less than the output voltage. The leakage inductances provide the proposed converter with turn-off ZCS conditions for
the diodes that improve efficiency. Also, the reverse recovery
problem of the diodes is suppressed. The voltage gain and
the voltage stresses for the semiconductor devices can be
controlled flexibly by three parameters, including turns-ratio
of the 2W CIs, turns-ratio of the 3W BIT, and duty cycle of
the switches. Furthermore, low-voltage-rated semiconductor
devices with low ON-state resistances are adopted for the
proposed converter, thus leading to the reduction of the conduction losses. Additionally, due to the interleaved structure
of the proposed converter, the input current ripple and the
current stresses of the components decrease significantly.
The rest of this paper is organized as follows: Section II
introduces the topology of the proposed converter and analyzes its operation modes. Section III presents a steady-state
analysis of the proposed converter. The design considerations of the proposed converter are presented in Section IV.
In Section V, a comparison analysis in terms of voltage
gain, normalized voltage stresses, and components count is
accomplished, and that proves the superior performance of
the proposed converter compared to other similar existing
counterparts. Section VI presents experimental results to validate the study, and the overall conclusion is presented in
Section VII.
II. PROPOSED CONVERTER AND OPERATING MODES

The proposed converter is shown in Fig. 2; the power switches
are denoted by Q1 and Q2 , which are gated in interleaved
manner with a 180◦ phase shift. There are two 2W CIs whose
coupling references are denoted by ‘‘ ’’ and‘‘ ’’— each CI
is modeled as the combination of a magnetizing inductance,
an ideal 2W transformer, and the leakage inductance for each
winding; Lk1 and Lk2 are the leakage inductances of primary

FIGURE 2. Proposed converter.
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windings; Lm1 and L2 are the magnetizing inductances; Np1
and Np2 are the number of the primary turns; the secondary
turns are shown by Ns1 and Ns2 . Also, there is a 3W BIT
whose reference points are represented by ‘‘ ’’; the primary,
secondary, and tertiary windings’ turns of the BIT are denoted
by np , ns , and nt , respectively; Lk3 is the leakage inductance of
the primary side for BIT. Each of secondary and tertiary windings of the BIT are connected in-series with the secondary
winding of CI for each phase, resulting in the total leakage
inductances of Lk4 and Lk5 . Dc1 and Dc2 are the clamp diodes;
Cc1 and Cc2 are the clamp capacitors. Diode-capacitors pairs
(Dc1, Cc1 ) and (Dc2, Cc2 ) make the clamp circuits, leading
to limit the voltage stresses on switches Q1 and Q2 , and
they recycle the energy stored in the leakage inductances;
Dr1 and Dr2 represent the regenerative diodes; Cm1 and Cm2
denote the intermediate energy storage capacitors; Do and
Co represent the output diode and capacitor, respectively.
There is a total of five diodes and five capacitors. The input
voltage, output voltage, and load are represented by Vin , Vo ,
and R, respectively. The turns-ratios of the CIs represented by
N1 = Ns1 /Np1 , N2 = Ns2 /Np2 ; for the BIT, the turns-rations
are denoted by nsp = ns /np and ntp = nt /np . The duty cycle
(D) of the power switches is more than 0.5, and during a
switching period T , the proposed converter has 8 operation
modes. Fig. 3 illustrates the key current waveforms of the
proposed converter; it should be noted that the scales of the
curves are not the same in Fig. 3. To analyze the proposed
converter, the following assumptions are made: the converter
operates at steady-state condition and continuous conduction mode (CCM); the capacitors are large enough such that
their voltages are constant. The voltage drops on the diodes
are neglected. The equivalent circuits for different operating
modes are depicted in Fig. 4 and explained as follows:
Mode 1 (Fig. 4a, t0 ≤ t ≤ t1 ): This operating mode is too
short and begins when switch Q1 starts to conduct at t = t0 ;
switch Q2 and output diode Do keep their ON states from
the previous operating mode (Mode 8). Leakage inductances
Lk3 , Lk4, and Lk5 release their energies quickly to the output
side through diode Do . In addition, these leakage inductances control the current falling rate of Do —accordingly, the
reverse-recovery problem of Do is alleviated by the leakage
inductances. The current through magnetizing inductances
Lm1 and Lm2 increase linearly. The relationships in this mode
are as:

di (t)

 VLm1 = Vin − VLk1 = Lm1 Lm1
dt
(1)
di (t)

 VLm2 = Vin − VLk2 = Lm2 Lm2
dt

dVo (t)

iDo (t) = Io + iCo (t) = Io + Co



dt

= iLk4 (t) = −iLk5 (t)
(2)


iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) − N1 iDo (t)



iLk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDo (t)
(
(nsp + ntp )VLk3 = −VLk4 + VLk5 − Vo − N1 VLm1
(3)
+N2 VLm2 + VCm1 + VCm2
36

FIGURE 3. Key waveforms of the proposed converter.


diL (t)


(n + ntp )Lk3 k3

 sp
dt
diLk4 (t)
diL (t)
(4)
=
−L
+ Lk5 k5 − Vo
k4


dt
dt


−N1 VLm1 + N2 VLm2 + VCm1 + VCm2
Mode 2 (Fig. 4b, t1 ≤ t ≤ t2 ): This operation mode begins
when Do turns off with ZCS condition at t = t1 ; both switches
Q1 and Q2 remain in ON state. Inductances Lm1 , Lm2 , Lk1 ,
and Lk2 are charged by the input voltage, and the load is
supplied solely by the output capacitor. The key relationships
are as:


VLm1 + VLk1 = VLm2 + VLk2 = Vin




Vin
(t − t1 )
iLm1 (t) = iLk1 (t) = iLm1 (t1 ) +
(5)
L
m1 + Lk1


V

in

(t − t1 )
 iLm2 (t) = iLk2 (t) = iLm2 (t1 ) +
Lm2 + Lk2
Mode 3 (Fig. 4c, t2 ≤ t ≤ t3 ): At t = t2 , the gate signal
becomes zero for Q2 , and clamp diode Dc2 turns on to clamp
the voltage across Q2 to VCc2 ; simultaneously, regenerative
diodes Dr1 and Dr2 start to conduct because the reverse
voltages across them becomes zero. As the currents through
diodes Dr1 and Dr2 increase, the current through diode Dc2
decreases. By means of the conducting current through the
VOLUME 10, 2022
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FIGURE 4. Operation modes in one switching period: (a) Mode 1 [t0 -t1 ], (b) Mode 2 [t1 -t2 ], (c) Mode 3 [t2 -t3 ], (d) Mode 4 [t3 -t4 ], (e) Mode 5 [t4 -t5 ],
(f) Mode 6 [t5 -t6 ], (g) Mode 7 [t6 -t7 ], (h) Mode 8 [t7 -t8 ].

secondary windings of the CIs and secondary and tertiary
windings of the BIT, clamp capacitor Cc1 is discharged and
intermediate capacitors Cm1 and Cm2 are charged. The magnetizing inductance Lm1 is charged, while Lm2 transfers the
energy to the secondary side. When the energy of leakage
inductance Lk2 is completely absorbed by Cc2 , diode Dc2 is
reverse-biased and turns off with ZCS condition at the end of
this mode. The relationships for this mode are as (6)-(8).


V + VLk1 = Vin

 Lm1
VLm2 + VLk2 = Vin − VCc2
(6)


 Vp + VL = −VC
BIT

k3

c2



 N1 VLm1 + VLk4 + nsp VLk3
= VCm1 − VCc1 − (nsp + 1)VCc2


N2 VLm2 + VLk5 − ntp VLk3 = (ntp + 1)VCc2 − VCm2
VOLUME 10, 2022

(7)



iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) + N1 iDr1 (t)






iLk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDr2 (t)



iLk3 (t) = −nsp iDr1 (t) − ntp iDr2 (t)




iLk4 (t) = −iDr1 (t)





 iLk5 (t) = iDr2 (t)

(8)

Mode 4 (Fig. 4d, t3 ≤ t ≤ t4 ): At t = t3 , clamp diode Dc2
turns off with ZCS condition because its current decreases
to zero after the leakage energy of Lk2 is fully transferred.
The diode current rate is controlled by the leakage inductance, thus there is no turn-off reverse-recovery problem.
The currents of both diodes Dr1 and Dr2 start to decrease.
The mechanism of the energy transferring is the same as the
previous operation mode. In this mode, the relationships are
37
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are as:
(
VLm1 + VLk1 = VLm2 + VLk2 = Vin
VpBIT = 0

Vin


(t − t6 )
iL (t) = iLk1 (t) = iLm1 (t6 ) +


 m1
Lm1 + Lk1
Vin
iLm2 (t) = iLk2 (t) = iLm2 (t6 ) +
(t − t6 )


Lm2 + Lk2


 i (t) = i (t) = i (t) = i (t) = i (t) = 0
p1
p2
Lk3
Lk4
Lk5
FIGURE 5. Voltage gain versus duty cycle for different values of N and n.

obtained as (9)-(12).


 VLm1 + VLk1 = Vin
VLm2 + VLk2 − VpBIT − VLk3 = Vin


VpBIT + VLk3 = VLm2 + VLm1 + VLk2 − VLk1
(
(N1 + nsp + 1)VLm1 − (nsp + 1)(VLm2 + VLk2 − VLk1 )
+VLk4 + nsp VLk3 = VCm1 − VCc1
(
ntp (VLm1 + VLk1 + VLk3 − VLk2 )
−(N2 + ntp )VLm2 − VLk5 = VCm2 − VCc2


iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) + N1 iDr1 (t)





 iLk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDr2 (t)
iLk3 (t) = −nsp iDr1 (t) − ntp iDr2 (t)



iLk4 (t) = −iDr1 (t)



 i (t) = i (t)
Lk5
Dr2

(9)

(10)
(11)

(12)

Mode 5 (Fig. 5e, t4 ≤ t ≤ t5 ): At t = t4 , this mode begins
when switch Q2 turns on. This operation mode ends when the
currents through regenerative diodes Dr1 and Dr2 decrease
to zero, and accordingly, the energy at the secondary/tertiary
windings of the CIs and BIT reaches zero. Dr1 and Dr2 turn
off with ZCS condition at t = t5 . The circuit relationships of
this mode are as:


 VLm1 + VLk1 = Vin
(13)
VLm2 + VLk2 = Vin


VpBIT = −VLk3
(
N1 VLm1 + VLk4 + nsp VLk3 = VCm1 − VCc1
(14)
−N2 VLm2 − VLk5 + ntp VLk3 = VCm2 − VCc2



 iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) + N1 iDr1 (t)



 iLk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDr2 (t)
(15)
iLk3 (t) = −nsp iDr1 (t) − ntp iDr2 (t)


 iL (t) = −iD (t)

k4
r1


 i (t) = i (t)
Lk5
Dr2
Mode 6 (Fig. 4f, t5 ≤ t ≤ t6 ): Diodes Dr1 and Dr2 turn
off at t = t5 , while switches Q1 and Q2 remain in ON state.
Magnetizing inductances Lm1 and Lm2 are charged by the
input voltage, which is the same as Mode 2. The relationships
38

(16)

(17)

Mode 7 (Fig. 4g, t6 ≤ t ≤ t7 ): This mode is similar to
Mode 3. At t = t6 , clamp diode Dc1 is forward-biased, then
the voltage across Q1 is clamped to VCc1 ; the voltage across
output diode Do reaches zero, and it is forward-biased. The
stored energy in magnetizing inductance Lm1 is transferred to
the secondary side. As the current through Do increases, the
current through Dc1 decreases. Intermediate capacitors Cm1
and Cm2 are discharged. The relationships for this mode aren
as (18)-(20).


 VLm1 + VLk1 = Vin − VCc1
(18)
VLm2 + VLk2 = Vin


VpBIT + VLk3 = VCc1


 N2 VLm2 − N1 VLm1 − VLk4 + VLk5
(19)
−(nsp + ntp )VLk3


= Vo − (nsp + ntp + 1)VCc1 − VCm1 − VCm2


iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) − N1 iDo (t)





 iLk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDo (t)
(20)
iLk3 (t) = (nsp + ntp )iDo (t)



iLk4 (t) = iDo (t)



 i (t) = −i (t)
Lk5
Do
Mode 8 (Fig. 4h, t7 ≤ t ≤ t8 ): At t = t7 , the current
through clamp diode Dc1 decreases to zero, and it turns
off with ZCS condition due to leakage inductance Lk1 . The
current of Do starts to decrease, and its decreasing rate is
controlled by the leakage inductances. The energy stored in
the magnetizing inductor Lm1 is continuously transferred to
output. The relationships for this mode are as:


 VLm1 + VLk1 + VpBIT + VLk3 = Vin
(21)
VLm2 + VLk2 = Vin


VpBIT + VLk3 = VLm2 − VLm1 + VLk2 − VLk1

−(N1 + nsp + ntp + 1)VLm1




+(N2 + nsp + ntp + 1)VLm2
(22)

−(nsp + ntp )VLk3 + (nsp + ntp + 1)(VLk2 − VLk1 )



−VLk4 + VLk5 = Vo − VCm1 − VCm2


iLk1 (t) = iLm1 (t) + ip1 (t) = iLm1 (t) − N1 iDo (t)





i
 Lk2 (t) = iLm2 (t) + ip2 (t) = iLm2 (t) + N2 iDo (t)
(23)
iLk3 (t) = (nsp + ntp )iDo (t)



i
(t)
=
i
(t)

Lk4
Do


 i (t) = −i (t)
Lk5
Do
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III. STEADY-STATE ANALYSIS OF THE PROPOSED
CONVERTER

M =

To simplify the steady-state analysis of the proposed converter, Modes 1 and 5 with the short durations were ignored.
A. VOLTAGE GAIN

Ignoring the leakage inductances, Modes 3 and 4 are the
same; similarly, Modes 7 and 8 are assumed to be the same.
The, by applying the voltage–second balance law to magnetizing inductances Lm1 and Lm2 , the following equations are
written:
1
(24)
2(D − )Vin + 2(1 − D)Vin + (1 − D)VCc1 = 0
2
1
(25)
2(D − )Vin + 2(1 − D)Vin + (1 − D)VCc2 = 0
2
From (24) and (25), the voltages on capacitors Cc1 and Cc2
are obtained as:
1
VCc1 = VCc2 =
Vin
(26)
1−D
Considering Mode 3, the following relationship is written:
(
VCm1 = VCc1 + (nsp + 1)VCc2 + N1 Vin
(27)
VCm2 = (ntp + 1)VCc2 − N2 (Vin − VCc2 )
Substituting (26) in (27), the voltages across capacitors
Cm1 and Cm2 are obtained as:

2 + nsp + (1 − D)N1

 VCm1 =
Vin
1−D
(28)
1 + ntp + DN2

 VCm2 =
Vin
1−D
Considering Mode 7, the following equation is obtained:
Vo = (nsp + ntp + 1)VCc1 + VCm1 + VCm2

(29)

Substituting (26) and (28) in (29), the voltage of the output
capacitor is extracted as:
VCo = Vo =

4 + 2(nsp + ntp ) + N1 + N2
Vin
1−D

(30)

4 + 2(nsp + ntp ) + N1 + N2
Vo
=
Vin
1−D

(31)

If the turns-ratios of the CIs are equal to N (i.e.,
N1 = N2 = N ) and the turns-ratios of the BIT are equal
to n (i.e., nsp = ntp = n), the capacitors’ voltages and voltage
gain are simplified as:
VCc1 =
VCm1 =
VCm2 =
VCo =
VOLUME 10, 2022

1
Vin
VCc2 =
1−D
2 + n + (1 − D)N
Vin
1−D
1 + n + DN
Vin
1−D
4 + 4n + 2N
Vo =
Vin
1−D

N
2)

(33)

As explored in the above analysis, the voltage gain of
the proposed converter is controlled by three parameters: the
turns-ratio of the CIs (N ), the turns-ratio of the BIT (n),
and the duty cycle of the switches (D); thus, there are three
degrees of freedom to extend the voltage gain without an
extreme duty cycle at high voltage gains. The plot of the
voltage gain is sketched in Fig. 5 for different values of N , n,
and D. As observed, the voltage gain increases significantly
as the duty cycle and the turns-ratios increase, which makes
the proposed converter reach high voltage gains without
extreme duty cycles in high step-up applications.
B. EFFECT OF LEAKAGE INDUCTANCES ON VOLTAGE GAIN

In fact, the leakage inductances of the CIs and BIT are not
zero. By analyzing the current of the output diode, the effect
of leakage inductances on the voltage gain is clarified. The
current of Do flows through the circuits during Modes 7 and 8;
the duration of the Mode 7 (1t7 = t7 -t6 ) is supposed to
be 0.6 × (1 − D)T for the designed converter in this paper.
Additionally, the current-falling rate of diode Do (diDo /dt) is
nearly zero during Mode 8. Additionally, the average current
of Do is equal to the output current (Io ). Thus, the peak current
of the output diode can be obtained as:
 Z
1 T



iDo (t) =Io


T 0

!


1 21 × 0.6 × (1 − D)T × IDo ,peak
(34)
= Io
→

T +0.4 × (1 − D)T × IDo ,peak




10Io


 → IDo ,peak =
7(1 − D)
Knowing the peak current of Do , the voltage gain is
obtained in (35), as shown at the bottom of the next page.
As obvious, the voltage gain reduces slightly as the leakage
inductances increase.
C. SEMICONDUCTOR DEVICES VOLTAGE STRESSES

The voltage stresses of the semiconductor devices are given
by (36)-(41).

Accordingly, the ideal voltage gain is obtained as:
M=

4(1 + n +
4 + 4n + 2N
Vo
=
=
Vin
1−D
1−D

(32)

1
1
Vin =
1−D
4(1 + n +
2
1
=
Vin =
Vo
1−D
2(1 + n + N2 )
1
1
=
Vin =
Vo
1−D
4(1 + n + N2 )

VQ1 = VQ2 =
VDc1
VDc2

Vo
N
2)

2(1 + n + N2 )
1
Vin = Vo
1−D
2
n + N2
2n + N
=
Vin =
Vo
1−D
2(1 + n + N2 )
2(1 + 2n + N )
1 + 2n + N
=
Vin =
Vo
1−D
2(1 + n + N2 )

(36)
(37)
(38)

VDr1 =

(39)

VDr2

(40)

VDo

(41)
39
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As the turns-ratio of either CIs or BIT increases, the voltage
stresses of semiconductors Dc1 , Dc2 , Q1 , and Q2 decrease
significantly when compared to the output voltage; thus,
low-voltage-rated switches with a low RDS(on) are employed,
which reduces the conduction losses. Also, the voltage stress
of the regenerative diode Dr1 is equal to half the output
voltage, and VDr2 is less than the output voltage.
D. COMPONENTS AVERAGE CURRENT

obtained from (46).

Vo D
Vin D


=
 1iLm =

fsw Lm
fsw Lm M


2 + 2n + N
M
ILm = ILm1 = ILm2 =
Io = Io

1−D
2


V


R = o
Io
DR
1iLm = 2ILm → Lm = Lcrit → Lcrit = 2
(46)
M fsw

The average currents of the leakage and magnetizing inductances are calculated as:

3) NUMBER OF TURNS OF CIS’ WINDINGS


2 + 2n + N


Io
 ILm1 = ILm2 = ILm =
1−D
ILk1 = ILk2 = ILm



ILk3 = ILk4 = ILk5 = 0

(42)

The average root mean square (rms) currents of the semiconductor devices are as:

 IDc1avg = IDc2avg = IDr1avg = IDr2avg = IDoavg = Io
2 + 2n + N
 IQ1 = IQ2 =
Io
avg
avg
1−D

10


I
= IDc2rms = √
Io

 Dc1rms
3
2(1
− D)




 IDr1rms = IDr2rms = IDorms
2 + 2n + N
(43)
Io
=
√



(1 + 2n + N ) 1 − D √




(4 + 4n + 2N ) D

 IQ1 = IQ2 =
Io
rms
rms
1−D
IV. DESIGN CONSIDERATIONS
A. COUPLED INDUCTORS AND BUILT-IN TRANSFORMER
DESIGN
1) LIMITATION OF TURNS-RATIOS

Given that the duty cycle of the switches is higher than 0.5,
it can be written as:
D=1−

4(1 + n +
M

N
2)

≥ 0.5 → n +

N
M −8
≤
2
8

(44)

2) MAGNETIZING INDUCTANCES OF CIS

For any arbitrary ripple current, Lm1 = Lm2 = Lm is obtained
from:
Lm =

Vin D
fsw 1iL

(45)

To operate in CCM, the magnetizing inductance of
CIs must be higher than the critical inductance that is

Np =

1−D+

50fsw
21(1−D)R

Vin D
1BCI Ac,CI fsw

(47)

4) NUMBER OF TURNS OF BIT’S WINDINGS

Using 1BBIT and Ac,BIT for the BIT mean the number of
turns for the primary winding (np ) is calculated from (48), and
the numbers of turns for the secondary and tertiary windings
(ns , nt ) are obtained from the obtained BIT turns-ratio (n).
VCc1 D
Vin D
np =
=
(48)
1BBIT Ac,BIT fsw
(1 − D)1BBIT Ac,BIT fsw
B. CAPACITORS DESIGN

The voltages of the capacitors are determined from (32).
By knowing the maximum ripple voltages (1VCmax ) of the
capacitors, the capacitances can be determined as:

4 + 4n + 2N

Io
 Cc1 , Cc1 , Cm1 , Cm2 ≥
5fsw (1 + 2n + N )1VC max
(49)
DI
o

 Co ≥
fsw 1VC max
V. CIRCUIT PERFORMANCE COMPARISON

In this section, comparisons are made between the proposed
converter and other interleaved high step-up converters in
terms of the component’s numbers, voltage gains, normalized voltage stress on power switches, and normalized total
voltage stress on all diodes, as listed in Table 1; the voltages are normalized to the input voltage. The high step-up
converters in [16], [34], [35] are based on the integration
the normal inductor and BIT with the SC VMCs, and the
converters in [27], [30], [32], [33] extend the voltage gain
through integration the CIs with the SC VMCs. To adjust the
voltage gain, there are two degrees of freedom for the converters in [16], [27], [30], [32]–[35], one of which is the duty
cycle of the switches and the other is the turns-ratio of the

4(1 + n +

M=

40

Having the flux density variation (1BCI ) and the crosssectional area of the core (Ac,CI ) for the CIs, the number of
turns for the primary winding (Np ) is determined from (47);
then, the number of the secondary winding’ turns (Ns ) is
obtained by having the CIs turns-ratio (N ).

N
2)

N 2 (Lk1 + Lk2 ) + 4n2 Lk3 + Lk4 + Lk5



(35)
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TABLE 1. Comparison of proposed converter with other interleaved high step-up converters.

FIGURE 6. The voltage gain comparison for N = n = 1.

FIGURE 7. The comparison of the normalized voltage stress on switches
for N = n = 1.

CIs or BIT. However, the proposed converter and converters
in [36], [37] offer three degrees of freedom (i.e., D, n, N ) for
adjusting the voltage gain because they are developed based
on the combination of BIT and CIs into the SC VMCs, which
results in a flexible deign that is appropriate for high-voltage
gain applications. The converters in [16], [34], [35] have
three magnetic cores, while other converters and proposed
converter have two magnetic cores.
In the comparison of the voltage gain, as seen from Fig. 6,
the proposed converter has the highest voltage gain for the
whole duty cycle range. According to Fig. 7, illustrating the
normalized voltage stress on the switches, the proposed converter offers the lowest voltage stress on the switches under
the same turns-ratios and voltage gain. As for the voltage

stresses on the diodes, it is fair to compare the total voltage
stress on all the diodes, which is performed in the last cilium
of Table 1 and depicted in Fig. 8. As obvious, under the
voltage gain and input voltage, the proposed converter provides the lowest total voltage stress on the diodes compared
to other converters. Thus, semiconductor devices with low
ON-state resistances and low-forward-voltage drops could be
employed, which reduces the conduction losses and converter
cost.
Among all the converters, the two converters in [36], [37]
are the most similar ones to the proposed converter. Like the
proposed converter, the converters in [36], [37] took advantage of an interleaved structure with two 2W CIs and one 3W
BIT to achieve high voltage gains. Also, all three converters
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TABLE 2. Specifications of experimental setup.

FIGURE 8. The comparison of the normalized total voltage stress on
diodes for N = n = 1.

FIGURE 9. The experimental prototype.

employ passive diode-capacitor clamp circuits to absorb the
leakage energy of the circuit and pass it to the output to
further extend the voltage gain. However, the proposed converter approximately doubles the voltage gain under the same
turns- ratios and duty cycle conditions and with lower number
of components compared with the converters in [36], [37].
Furthermore, for a given voltage gain with the same turnsratios for the magnetically coupled devices, the proposed
converter has a smaller duty cycle compared to the converters
in [16], [27], [30], [32]–[37]; thus, according to (49), the
proposed converter has the smallest output voltage ripple.
VI. EXPERIMENTAL RESULTS

To verify the feasibility of the proposed converter, an experimental setup was developed, as shown in Fig. 9, with the
specifications listed in Table 2. Ferrite cores ETD59/31/
22-3C97 and ETD54/28/19-3C90 were used to implement the
2W CIs and 3W BIT, respectively. The DC resistances of the
windings for 2W CIs are as Rp1 = Rs1 = Rp2 = Rs2 =
0.01 , and for the 3W BIT, the windings’ DC resistances
are as Rp = Rs = Rt = 0.06 , where Rp , Rs , and Rt
represent the DC resistances of the primary, secondary, and
tertiary windings, respectively.
Figs. 10(a)-(h) show the experimental current and voltage
waveforms for in the input voltage of 16 V and duty cycle of
0.6. According to Fig. 10(a), the measured output voltage and
current are 391 V and 0.5 A, respectively. As exemplified, the
proposed converter achieves a high voltage of 391 V from
42

a low input voltage of 16 V with the duty cycle of 0.6 that
is not an extreme duty cycle. There is a deviation of 9 V
from the ideally calculated 400 V in (32), which is due to
the parasitic elements of the circuit. Fig. 10(b) illustrates the
voltages across capacitors Cc1 , Cc2 , Cm1 , and Cm2 , which are
relatively in agreement with the values calculated from (32),
namely are VCc1 = VCc2 = 40 V, VCm1 = 136 V, and VCm2 =
104 V. The semiconductors’ voltages and currents are shown
in Figs. 10(c)-(f). As presented, the measured voltage stresses
match theoretically calculated values from (36) and (39)-(41)
as VQ1 = VQ2 = 40 V, VDr1 = 200 V, VDr2 = 120 V,
and VDo = 320 V. As seen, the voltage stresses across
the switches are far less than the high output voltage, thus
leading to adopting low-voltage-rated MOSFETs with low
ON-state resistances. In addition, there is no reverse-recovery
problem for the diodes because they turn off naturally with
ZCS conditions. Fig. 10(g) shows the input current and currents of leakage inductances Lk1 and Lk2 . The input current
ripple is small, and that is beneficial for the input renewable
energy source. The average currents of Lk1 and Lk2 are about
6.25 A, showing a proper current sharing between CIs in
the interleaved structures, thereby resulting in the reduction
of the components’ current stresses. The currents of leakage
inductances Lk3 , Lk4 , and Lk5 are shown in Fig. 10(h), and
they agree with Fig. 3.
In addition, the dynamic response of the output voltage for
a 40% step change in the output load is depicted in Fig. 10(i).
The output power is changed from 200 W to 120 W and vice
versa. This dynamic response illustrates the inherent stability
of the proposed converter; there is a little voltage change
that can be eliminated if a closed-loop control with a proper
bandwidth is employed to manipulate the duty cycle of the
switches for compensating the voltage change.
Fig. 11 shows the measured efficiency curve of the proposed converter for the various load powers—with the input
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FIGURE 10. The experimental results under full load for Vin = 16 V: (a)-(h) current and voltage waveforms; (i) dynamic response of the output voltage
for the 40 % step change in the load.

FIGURE 11. The measured efficiency versus the output power for the
proposed converter.

voltage of 16 V and duty cycle of 0.6. The maximum efficiency is 96.97 % at the load of 100 W, and the full-load
efficiency is 95.53 %. As seem from Fig. 11, the efficiency
of the proposed converter rises first and then reduces as the
output power increase. The reason is that for the output power
less than 100 W, the converter operates in discontinuous
conduction mode (DCM); however, for output power higher
than 100 W, the converter operates in CCM. In the DCM,
the components’ ripple currents are higher compared to the
CCM, which leads to lower efficiency in comparison with
CCM.
VOLUME 10, 2022

To evaluate analytical loss distribution in the components
of the proposed converters, the parasitic elements of the
components are considered to calculate the losses of the
components, which are described below.
The losses of the switches consist of the conduction loss
and switching loss, which are expressed as (50).


P = PQ1 , cond + PQ1 , sw

 Q1


= RDS (on) IQ2 1rms + VQ21 Coss fsw


(50)
PQ2 = PQ2 , cond + PQ2 , sw


2
2

= RDS (on) IQ2rms + VQ2 Coss fsw




PQ = PQ1 + PQ2
Due to the turn-off ZCS conditions, the revere-recovery
losses of the diodes are ignored in the loss and only their
conduction losses are considered; thus, the diodes losses are
expressed as (51).

P Dc1 = RDc1 ID2 c1rms + VFD IDc1avg


c1




P Dc2 = RDc2 ID2 c2rms + VFD IDc2avg


c2

P
2
Dr1 = RDr1 IDr1rms + VFD IDr1avg
r1
(51)
 P D = RD I 2

r2
r2 Dr2rms + VFD IDr2avg


r2


2

P
=
R
I
+
V
I
D
D
F
D

o
o
oavg
D
D
o
o
rms


PD = P Dc1 + P Dc2 + P Dr1 + P Dr2 + P Do
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problem is suppressed because leakage inductances of the CIs
and BIT provide the diodes with turn-off ZCS conditions.
The feasibility and performance of the proposed converter
were validated through a 200 W experimental setup with a
voltage gain of 25 and full-load efficiency of 95.53 %. The
proposed converter could be utilized for the integration of PV
and fuel cells onto a 400 V DC bus in the renewable energy
applications.
FIGURE 12. The analytical loss distribution of the proposed converter at
full load.

The losses of the capacitors are given by (52).


PCc1 = RCc1 IC2c1rms





PCc2 = RCc2 IC2c2rms



P
2
Cm1 = RCm1 ICm1rms
2

 PCm2 = RCm2 ICm1rms



 PCo = RCo IC2

orms


P = P + P + P
+P
+P
C

Cc1

Cc2

Cm1

Cm2

(52)

Co

The losses of the 2W CIs and 3W BIT are extracted by (53),
where Pcore,CI1 , Pcore,CI2 , Pcore,BIT are the core losses of the
2W CIs and 3W BIT, which are extracted from the datasheets
of the selected magnetic cores.


PCI 1 = Rp1 IL2k1 , rms + Rs1 IL2k4 , rms + Pcore, CI 1



2
2


 PCI 2 = Rp2 ILk2 , rms + Rs2 ILk5 , rms + Pcore, CI 2
(53)
PBIT = Rp IL2k3 , rms + Rs IL2k4 , rms


2

+R
I
+
P

t Lk5 , rms
core, BIT


P
CIs+BIT = PCI 1 + PCI 2 + PBIT
The total loss of the proposed converter is given by (54).
PLoss = PQ + PD + PC + PCIs+BIT

(54)

Considering (50)-(54), the analytical loss distribution in
the components at full load is obtained, which shown in
Fig. 12; as observed, the largest losses occur in the power
switches.
VII. CONCLUSION

In this paper, an interleaved high step-up DC-DC converter
was introduced for renewable energy applications, including
the PV and fuel cells. Double 2W CIs and one 3W BIT
are combined with the SC VMCs to offer increased design
flexibility to adjust the voltage gain. Compared to competitors
presented in literature, the proposed converter yields the highest voltage gain and lowest voltage stresses on the switches
with a low number of magnetic cores. Due to the low voltage
stresses on the switches, which are provided by the passive
diode-capacitor clamps, low-voltage-rated MOSFETs with
low ON-state resistances are selected, which contributes to
the reduction in conduction losses. Due to the interleaved
structure, the input current ripple and current stresses for
the components are reduced. The diodes’ reverse-recovery
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